I. INTRODUCTION

C
MOS technology is widely applied to ICs because of its lower static power consumption, higher logic-swing output, and higher noise margin (NM) compared with its unipolar n-type MOS or p-type MOS counterparts. Oxide semiconductors have been widely studied in the past few years [1] - [5] . Their unique advantages, including low cost, low fabrication temperatures, scalable deposition methods, higher carrier mobilities than amorphous-Si and most organics, and excellent transparency in the visible region, are ideal for various flexible and transparent electronics applications [1] - [3] , [5] - [8] .
For oxide semiconductors, an urgent issue for lowpower electronic circuits is to develop CMOS technology. InGaZnO (IGZO) thin-film transistors (TFTs) have already been commercialized for backplane drivers of flat-panel displays [1] , [2] , [8] . Many circuits based on IGZO TFTs have also been studied [1] - [3] , [8] - [12] . In the last few years, p-type organics and carbon nanotubes (CNTs) have been hybridized with IGZO to create low-power CMOS inverters and ICs [13] - [15] . However, the incompatible preparation technologies of organic semiconductors, CNTs, and oxide semiconductors result in rather complex fabrication process for ICs. On the other hand, CMOS ICs based on high-performance n-type and p-type oxides would not suffer from such problems.
Extraordinary efforts have been made for developing p-type oxide materials and TFTs which are comparable to their n-type counterparts in performance [6] , [7] , [16] - [20] . To date, ternary Cu-bearing oxides, binary copper oxides, tin monoxide (SnO), spinel-type oxides, NiO, etc. have been known as p-type oxides [6] . Among these p-type oxides, SnO is one of the most promising because of its native p-type conductivity and high hole mobility [7] , [21] - [23] . CMOS inverters based on n-type oxides such as In 2 O 3 [24] , SnO 2 [25] , [26] , IGZO [27] - [31] , and ZnO [32] , [33] , and p-type SnO have been reported. However, a systematic study on CMOS circuits based on oxide semiconductors is still limited to date.
In this paper, we present the realization of various CMOS circuits based on n-type IGZO and p-type SnO. Both the IGZO and SnO were deposited at room temperature using the radio frequency magnetron sputtering method, which is highly industrial compatible for large-area film deposition. The highest process temperature is 225°C, making it possible to fabricate the CMOS ICs on flexible substrates such as polyimide. The performances of the fabricated TFTs, inverters, NAND, NOR, XOR, d-latches, full adders, and ring oscillators (ROs) are systematically analyzed.
II. EXPERIMENTAL DETAILS A. Deposition of IGZO and SnO Thin Films
IGZO thin film was deposited using radio frequency magnetron sputtering method at room temperature with a deposition power of 90 W and a 3-in IGZO ceramic target (In 2 O 3 :Ga 2 O 3 :ZnO = 1:1:1 mol. %). The sputtering atmosphere was Ar. The working pressure during the sputtering process was ∼3.7 mTorr. The thickness of the IGZO thin film was 24 nm. SnO thin film was deposited using reactive radio frequency magnetron sputtering method at room temperature with a deposition power of 50 W and a 3-in Sn target (99.99% purity). The sputtering atmosphere was Ar and O 2 , and the O 2 partial pressure was 3.1%. The working pressure during the sputtering process was ∼5.7 mTorr. The thickness of the SnO thin film was 20 nm.
B. Fabrication of TFTs and CMOS ICs
The TFTs and CMOS ICs were fabricated on a silicon substrate with 300-nm-thick thermally oxidized SiO 2 . The pattern of the gate electrode was defined by photolithography, and then 5-nm-thick Ti and 30-nm-thick Au were deposited using an electron-beam evaporator followed by liftoff process. A 30-nm-thick Al 2 O 3 thin film was grown by atomic layer deposition at 150°C as gate dielectric. The pattern of the Al 2 O 3 thin film was defined by photolithography and wet etching. Then, the SnO thin film was deposited and patterned by photolithography and liftoff process, followed by an annealing process at 225°C in ambient air for 2 h. After that the IGZO thin film was deposited and patterned by photolithography and liftoff process. The source/drain electrodes and interconnects were 100-nm-thick Ti and 50-nm-thick Au, which were deposited by the electron-beam evaporator and then patterned by photolithography and liftoff process. Finally, the TFTs and ICs were postannealed at 150°C in ambient air for 1 h.
C. Characterization of TFTs and CMOS ICs
The electrical performances of the TFTs and the static performances of the CMOS inverters were measured using source/measure units (Agilent B2900A). The input signals of the CMOS ICs were generated by a signal generator (Keysight MSOX6004A) and the source/measure units. The outputs of the CMOS ICs were measured using an oscilloscope (Keysight MSOX6004A).
III. OXIDE-BASED TFTS AND CMOS INVERTERS
A. Oxide-Based TFTs 
TABLE I ELECTRICAL PARAMETERS OF TFTS
The channel width and length of the SnO TFT are 60 and 10 μm, respectively. The field-effect mobilities (μ), threshold voltages (V th ), subthreshold swings, and ON/OFF ratios of the TFTs are summarized in Table I I DD when V in = 0 V is around 40 pA. I DD when V in = V DD is around 4.38 nA. Thus, the average static power consumption is as low as 8.84 nW when V DD = 4 V. The gate leakage current flowing through the dielectric is another key issue for making low-power ICs and was also measured as shown in Fig. 2 
(d).
It is lower than 40 pA, indicating negligible leakage current. The low static current and negligible leakage current guarantee the capability of IGZO/SnO CMOS inverter for compact and large-scale ICs. 
IV. OXIDE-BASED CMOS BASIC LOGIC GATES
Logic gates are basic building blocks for ICs. Fig. 4(a)-(c) shows the circuit symbols, photographs, and schematic circuit diagrams of the NAND, NOR,and XOR gates, respectively. The layouts of these logic gates were thoughtfully designed considering the convenience of further integration of more sophisticated circuits. Input signals were applied on electrodes A and B for the NAND, NOR, andXOR gates. The high level of the input signal treated as logic "1" equals V DD . The low level of the input signal treated as logic "0" equals 0 V. The truth tables of the NAND, NOR, and XOR gates are included in Fig. 4(d) . The NAND was constructed with two p-type SnO TFTs in parallel and two n-type IGZO TFTs in series. Only when both of the input signals are set to "1," both of the p-type SnO TFTs are turned off and both of the n-type IGZO TFTs are turned on, and the output is "0" in that logic configuration. While the NOR was constructed with two p-type SnO TFTs in series and two n-type IGZO TFTs in parallel. For the NOR gate, the output is "1" only when both of the input signals are set to "0," corresponding to the condition that both of the SnO TFTs are turned on and both of the IGZO TFTs are turned off. The XOR was designed using the standard CMOS paradigm containing 12 TFTs (six p-type SnO TFTs and six n-type IGZO TFTs). For the XOR gate, the output signal is "0" when the input signals are the same, and the output signal is "1" when the input signals are different. The black, red, blue, and green lines demonstrate the input-output characteristics of the logic gates with V DD of 4, 6, 8, and 10 V, respectively. All of the fabricated logic gates exhibit correct logic functions as shown in Fig. 4(d) . Rail-to-rail output is desirable but is difficult to be realized in unipolar IGZO-based ICs [9] , [10] . Here, the fabricated CMOS basic logic gates are able to exhibit rail-to-rail outputs owing to the robust CMOS mode.
V. OXIDE-BASED CMOS D-LATCH AND FULL ADDER
Digital logic circuit can be divided into combinational logic circuit and sequential logic circuit. Outputs of the combinational logic circuit are the functions of only the present input signals, while outputs of the sequential logic circuit depend not only on the present inputs but also the historic inputs. To construct digital ICs, both the combinational logic circuits and sequential logic circuits are required. The d-latch is one of the most widely used sequential logic circuits and plays an essential role for data storage in ICs [34] . The adder is a typical combinational logic circuit and one of the most important arithmetic circuits, which is essential for various digital logic ICs such as the central processing unit. However, the successful fabrication of sophisticated circuits such as the d-latch and full adder requires inverters with high uniformity, high yield, and large NM. To date, sophisticated CMOS ICs fully based on oxide semiconductors have not been reported yet. Here, the CMOS d-latch and 1-bit full adder based on p-type SnO and n-type IGZO were designed and fabricated successfully for the first time.
A. Oxide-Based CMOS D-Latch
The d-latch is constructed using four NAND gates and an inverter, containing 18 TFTs, as shown in Fig. 5(a) and (b). As described in the truth table shown in Fig. 5(c) , the output signal Q equals the input signal D when the clock signal CLK is "1," while the output signal Q maintains its previous state (the logic value just before the falling edge of CLK) when the CLK is "0." Q of the fabricated d-latch shows correct and railto-rail output voltage with V DD of 4, 6, 8, and 10 V [ Fig. 5(d)] .
B. Oxide-Based CMOS Full Adder
The 1-bit full adder is composed of three NAND and two XOR gates, containing 36 TFTs, as shown in Fig. 5(e) . Fig. 5(f) shows the layout of the 1-bit full adder. The layout was designed as compact as possible. The layout area of the fabricated full adder is as small as 700 μm × 500 μm although the interconnect width is relatively large (10-20 μm) . Such a small area is comparable to that of CNT-based CMOS full adder fabricated using electron beam lithography and much smaller than printed CNT-based or organic-based full adder [35] - [37] . S i , A i , B i , C i−1 , and C i are the binary signal of sum, addend, augend, carry from previous addition, and carry for next addition, respectively. The input signals A i and B i were applied using a signal generator, while the input signal C i−1 was applied using source/measure unit, because our signal generator has only two outputs. "C i−1 = 1" means that the applied voltage of C i−1 equals V DD , and "C i−1 = 0" means that the applied voltage of C i−1 is set to 0 V. Fig. 5(g ) and (h) shows the input-output characteristics of the full adder with C i−1 equals "1" and "0," respectively. The black, red, blue, and green lines indicate the input-output characteristics of the full adder with V DD of 4, 6, 8, and 10 V, respectively.
The desirably ideal input-output characteristics of the d-latch and full adder indicate that our oxide semiconductors have the capability to construct complicated CMOS ICs for various applications in flexible and transparent electronics.
VI. OXIDE-BASED CMOS RING OSCILLATORS
The 7-, 11-, 21-, and 51-stage ROs based on IGZO/ SnO CMOS configuration were fabricated to systematically evaluate the speed, uniformity, and yield of our CMOS circuits. Fig. 6(a) shows the schematic circuit diagram of RO, where an odd number of CMOS inverters are connected in series with an additional inverter as an output buffer. Fig. 6(b) shows layouts of 7-, 11-, 21-, and 51-stage ROs.
A. Speed of Oxide-Based CMOS Circuits
The speed of the ROs was measured with a different V DD . The ROs started to oscillate with 1-V V DD . The outputs of the 7-stage RO with V DD of 1 and 2 V are shown in Fig. 6(c) , and the outputs of the 7-stage RO with V DD of 4, 6, 8, and 10 V are shown in Fig. 6(d) . The delay time of each inverter τ can be calculated using
where n and f are the stage number and the oscillation frequency of the RO, respectively. The statistics of oscillation frequencies and corresponding stage delays of five 7-stage ROs are shown in ). The 51-stage RO is the first reported all-oxide-based ROs with rail-to-rail oscillation waveforms [27] , [30] , [32] , [33] . The statistics of oscillation frequencies and corresponding stage delays of five 51-stage ROs are shown in Fig. 6 [27] , [30] , [32] , [33] . Such a small stage delay of ∼1 μs is highly attractive for some newly emerging applications such as human-machine interfacing where the need for speed is intrinsically limited by biology [38] . The oscillation frequency of the CMOS RO depends on the transit frequency of the TFT,
, where μ, L ch , and L ol represent the mobility, the channel length, and the length of the total overlapping area between the source/drain electrodes, and the gate electrode, respectively [27] . Here, the total overlapping length between the source/drain electrodes and the gate electrode of the inverter is 10 μm for reliable alignment. τ is expected to be further improved if the parasitic capacitance caused by the overlap can be reduced. 
B. Uniformity and Yield of Oxide-Based CMOS Circuits
The uniformity can be demonstrated by analyzing the output characteristics of 7-, 11-, 21-, 51-stage ROs. For RO
where 1/ f should be linearly dependent on n because τ is constant for ROs based on uniform oxide semiconductor thin films with fixed V DD . The linear dependences of 1/ f on n with a different V DD are shown in Fig. 6 (i) and (j). It is worthy to note that there are 940 TFTs in the tested ROs over a large sample area of 1.5 cm × 1.5 cm. It is obvious that our CMOS circuits exhibit extremly high uniformity. Fig. 6(k) shows the peak-to-peak voltages (V pp ) of ROs as functions of n. For the 7-, 11-, and 21-stage ROs, the output frequencies are too high to show rail-to-rail output voltage behavior, and thus V pp is lower than V DD . V pp increases due to the decrease of output frequency as the stage number increases. Finally, the RO shows rail-to-rail output voltage (V pp = V DD ) behavior when the stage number is 51. In addition, the 51-stage RO composed of 104 TFTs (52 IGZO TFTs and 52 SnO SnO TFTs) is the first medium-scale CMOS circuit fully based on oxide semiconductors, indicating the high yield of our oxide-based CMOS technology.
VII. CONCLUSION
Sputtered n-type IGZO and p-type SnO are employed to construct various CMOS circuits. The fabricated CMOS circuits include inverters, NAND, NOR, XOR, d-latch, full adder, and 7-, 11-, 21-, 51-stage ROs.
The fabricated CMOS inverters show rail-to-rail output voltage, high gain up to 131.57, high NM of ∼40% V DD , high yield of 98%, low average static power consumption (8.84 nW when V DD = 4 V), and high uniformity with negligible standard deviation.
The main feature of the basic logic gates, d-latch, and full adder is rail-to-rail outputs. The d-latch and full adder are typical sequential logic circuit and combinational logic circuit, respectively. The desirably ideal input-output characteristics of the d-latch and full adder indicate that our oxide semiconductors have the capability to construct complicated CMOS ICs for various applications in flexible and transparent electronics.
Finally, 7-, 11-, 21-, and 51-stage ROs are presented to systematically evaluate the speed, uniformity, and yield of our CMOS circuits. The stage delay is ∼1 μs with a supply voltage of 10 V, which is highly attractive for some newly emerging applications such as human-machine interfacing. The linear dependence of the oscillation period on stage number of RO indicates the extremely high uniformity and yield over a large sample area of 1.5 cm × 1.5 cm.
The experimental data confirm that it is highly potential to build low-power, large-area, large-scale, and high-performance transparent/flexible CMOS circuits fully based on oxide semiconductors for applications beyond flat-panel displays.
